An area efficient, high-frequency digital built-in self-test for analogue to digital converter. Issue 8 (3rd August 2018)

• Record Type: Journal Article
• Authors: Sivakumar, M. Senthil; Rani, S. P. Joy Vasantha
• Is Part Of: International journal of electronics. Volume 105:Issue 8(2018)
• Page Start: 1319
• Page End: 1330
• Publication Date: 2018-08-03
• Subjects: Built-in self-test -- transition width -- differential non-linearity -- integral non-linearity -- monotonic -- ADC; Electronics -- Periodicals; Electronic control -- Periodicals; 621.381
• DOI: 10.1080/00207217.2018.1440431
• Languages: English
• ISSNs: 0020-7217

Abstract

ABSTRACT: A design of the digital built-in self-test (BIST) for an analogue to digital converter (ADC) is presented in this paper with the high-level description of static characteristics. The static characteristics of an ADC have modelled mathematically to develop the building blocks of the BIST. The design of digital BIST is focused on extended fault coverage, the best trade-off in area overhead, improvement in operating frequency and a reduction in power consumption. Proposed testing schemes are implemented using hardware description language and tested in ISE project navigator. The practical results of proposed digital BISTs are compared with the existing on-chip BIST circuits for performance analysis. Final uncertainty of the ADC output has been analysed using proposed testing schemes to detect the static errors. The simulator verifies the uncertainty of the data conversion from the static parameters computed by the BIST.