Cite
HARVARD Citation
Rao, N. et al. (2018). Quantification of the likelihood of single event multiple transients in logic circuits in bulk CMOS technology. Microelectronics journal. pp. 86-99. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Rao, N. et al. (2018). Quantification of the likelihood of single event multiple transients in logic circuits in bulk CMOS technology. Microelectronics journal. pp. 86-99. [Online].