Hypergraphs and extremal optimization in 3D integrated circuit design automation. (August 2017)

• Record Type: Journal Article
• Authors: Grzesiak-Kopeć, Katarzyna; Oramus, Piotr; Ogorzałek, Maciej
• Is Part Of: Advanced engineering informatics. Volume 33(2017)
• Page Start: 491
• Page End: 501
• Publication Date: 2017-08
• Subjects: Computer-aided engineering -- Periodicals; Engineering -- Data processing -- Periodicals; 620.00285
• DOI: 10.1016/j.aei.2017.06.004
• Languages: English
• ISSNs: 1474-0346

Abstract

Abstract: The circuit design task poses an extremely difficult intellectual challenge. The solution has to meet a number of specific requirements and satisfy a variety of constraints. Efficient search of huge and discontinuous spaces requires new non-deterministic and heuristic algorithms. The goal of the research is to minimize the total wire-length of interconnects between sub-circuits. The paper presents a knowledge intensive 3D ICs layout hypergraph representation together with the elaborated neighborhood optimization heuristics. The results of the Extremal Optimization (EO) implementation applied to the MCNC set of benchmark circuits are reported.