Cite
HARVARD Citation
Mo, J. (2017). Optimization of printed circuit board interconnectivity testing for parallel devices. Engineering optimization. 49 (10), pp. 1750-1760. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Mo, J. (2017). Optimization of printed circuit board interconnectivity testing for parallel devices. Engineering optimization. 49 (10), pp. 1750-1760. [Online].