Cite
HARVARD Citation
Padash, M. et al. (2017). A novel time-interleaved two-step single-slope ADC architecture based on both resistor ladder and current source ramp generator. Microelectronics journal. pp. 67-78. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Padash, M. et al. (2017). A novel time-interleaved two-step single-slope ADC architecture based on both resistor ladder and current source ramp generator. Microelectronics journal. pp. 67-78. [Online].