The design methodology for fewer input–more output parallel mechanisms. (October 2016)