Cite
HARVARD Citation
Chun, J. et al. (2016). Transistor and pin reordering for leakage reduction in CMOS circuits. Microelectronics journal. pp. 25-34. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Chun, J. et al. (2016). Transistor and pin reordering for leakage reduction in CMOS circuits. Microelectronics journal. pp. 25-34. [Online].