Verilog HDL design examples. (2017)