Designing network on-chip architectures in the nanoscale era. (©2011)