1. SVA : the power of assertions in SystemVerilog /: the power of assertions in SystemVerilog. (2015) Authors: Cerny, Eduard Record Type: Book Extent: 1 online resource (589 pages), illustrations View Content: Available online (eLD content is only available in our Reading Rooms) ↗