1. A low power clock generator 400–1800 MHz for ADPLL. (1st July 2022) Authors: Atkin, E.; Ivanov, P.; Normanov, D. Journal: Journal of instrumentation Issue: Volume 17:Number 7(2022) Page Start: Record Type: Journal Article View Content: Available online (eLD content is only available in our Reading Rooms) ↗